

## ARQ\_17501\_DSP\_002 v03

# 17501 LVDS AQLVD01 DRIVER4X DETAILED SPECIFICATION

|           | Name / Role                          | Date       | Signature |
|-----------|--------------------------------------|------------|-----------|
| Written:  | Jesús López<br>Technical Responsible | 05/10/2021 |           |
| Reviewed: | David García<br>PA Engineer          | 05/10/2021 |           |
| Approved: | Estefanía Turrión<br>Project Manager | 05/10/2021 |           |



17501 LVDS

ARQ\_17501\_DSP\_002 v03

Page: 2 of 20

#### **Confidential**

ARQUIMEA ADS S.L.U.

Parque Científico Leganés Tecnológico Calle de Margarita Salas 10 28918, Leganés, Madrid, SPAIN

CIF: B85558567

#### **Notice**

The content of this document is subject of Confidential of Arquimea ADS S.L.U. Therefore, this document shall not be disclosed to any third party without the prior written approval of Arquimea ADS S.L.U.



17501 LVDS

ARQ\_17501\_DSP\_002 v03

Page: 3 of 20

# **CHANGE CONTROL**

| ISSUE | DATE       | SECTION    | DESCRIPTION   |
|-------|------------|------------|---|
| 01    | 15/12/2017 | ALL        | Initial Release   |
| 02    | 20/02/2018 | P12        | Marking update  |
| 03    | 05/10/2021 | P7, 11, 12 | Marking update, parameters limits update. Change of format. |



17501 LVDS

## ARQ\_17501\_DSP\_002 v03

Page: 4 of 20

## **CONTENTS**

| AQLVD01 DRIVER4X DETAILED SPECIFICATION                                      |    |
|--|----|
| 1. Introduction  | 6  |
| 1.1. Scope   | 6  |
| 1.2. Documents   | 6  |
| 1.2.1. Applicable documents  | 6  |
| 1.2.2. Reference documents   | 6  |
| 1.3. Acronyms and abbreviations  | 7  |
| 2. Part type and type variant  | 8  |
| 2.1.1. Part Type   | 8  |
| 2.1.2. Type variant  | 8  |
| 2.2. Maximum ratings   | 8  |
| 2.3. Handling Precautions  | 9  |
| 3. Physical dimensions and terminal identification                           | 10 |
| 3.1.1. FP-16   | 10 |
| 3.1.2. Notes to Physical Dimensions and Terminal Identification              | 10 |
| 3.2. Functional diagram  | 11 |
| 3.3. Pin Assignment  | 11 |
| 3.4. Storage   | 12 |
| 4. Requirements  | 13 |
| 4.1. General   | 13 |
| 4.1.1. Deviation from generic specification                                  | 13 |
| 4.2. Marking   | 13 |
| 4.3. Electrical Measurements at room, high and low temperatures              | 14 |
| 4.3.1. Room Temperature Electrical Measurements                              | 14 |
| 4.3.2. High and Low Temperatures Electrical Measurements                     | 15 |
| 4.3.3. Notes to Electrical Measurement Tables                                | 15 |
| 4.4. Parameters drift values   | 16 |
| 4.5. Intermediate and end-point electrical measurements                      | 17 |
| 4.6. High Temperature reverse bias bun-in                                    | 17 |
| 4.7. Power burn-in conditions  | 17 |
| 4.8. Operating Life Conditions   | 18 |
| 4.9. Total Dose Radiation Testing  | 18 |
| 4.9.1. Bias Conditions and Total Dose Level for Total Dose Radiation Testing | 18 |
| 4.9.2. Electrical Measurements for Total Dose Radiation Testing              | 19 |
|  |    |

# **EARQUIMEA**

## **AQLVD01 DRIVER4X DETAILED SPECIFICATION**

## 17501 LVDS

ARQ\_17501\_DSP\_002 v03

Page: 5 of 20

| 5. Appendix: Agreed Deviations                                      | 20 |
|---|----|
| List of figures   |    |
| Figure 3.1: Package Drawing   | 10 |
| Figure 3.2: Block Diagram   | 11 |
| Figure 3.3: Pinout Diagram  | 11 |
| Figure 4-1: Marking Example   | 13 |
| Figure 4.2: Power Burn-In Diagram                                   | 18 |
| Figure 4.3: TID Diagram   | 19 |
| <u>List of tables</u>   |    |
| Table 1.1 List of Applicable Documents                              | 6  |
| Table 1.2 List of Reference Documents                               | 6  |
| Table 2.1: Type Variant   | 8  |
| Table 2.2: Absolute Maximum Rating                                  | 8  |
| Table 2.3: Recommended Operating Conditions                         | 9  |
| Table 3.1: Pinout Description                                       | 12 |
| Table 4.1: Room Electrical Measurements                             | 15 |
| Table 4.2: High and Low Temperature Electrical Measurements         | 15 |
| Table 4.3: Parameters drift Values                                  | 17 |
| Table 4.4: Intermediate and End-point Electrical Measurements       | 17 |
| Table 4.5: Power Burn-In Conditions                                 | 17 |
| Table 4.6: Total Dose Radiation Conditions                          | 18 |
| Table 4.7: Electrical Measurements for Total Dose Radiation Testing | 19 |



17501 LVDS

ARQ\_17501\_DSP\_002 v03

Page: 6 of 20

## 1. Introduction

## 1.1. Scope

This specification details the ratings, physical and electrical characteristics, test and inspection data for the component type variants and/or the range of components specified herein. It complements the requirements of [RD-1], and shall be read in conjunction with the ESCC Generic Specification listed under Applicable Documents.

#### 1.2. Documents

#### 1.2.1. Applicable documents

| Ref.   | Number           | Title  |
|--------|------------------|--|
| [AD-1] | ECSS-Q-ST-60C    | Space product Assurance for EEE parts                    |
| [AD-2] | ECSS-Q-ST-60-02C | ASIC and FPGA development, 31 July 2008                  |
| [AD-3] | ESCC9000         | Monolithic, Hermetically sealed IC Generic Specification |
| [AD-4] | MIL-STD-883      | Test Methods and Procedures for Microelectronics.        |

**Table 1.1 List of Applicable Documents** 

#### 1.2.2. Reference documents

| Ref.   | Number            | Title                              |
|--------|-------------------|------------------------------------|
| [RD-1] | ARQ_15601_DSH_002 | LVDS Quad Driver AQLVD01 Datasheet |

**Table 1.2 List of Reference Documents** 



17501 LVDS

ARQ\_17501\_DSP\_002 v03

Page: 7 of 20

## 1.3. Acronyms and abbreviations

AD Applicable Document(s)

ASIC Application Specific Integrated Circuit

ff fast-fast

FPGA Field Programmable Gate Array

IC Integrated Circuit

ICM Input Common Mode

LVDS Low Voltage Differential Signaling

RD Reference Document(s)

ss slow-slow

TBC To Be Confirmed

tf Fall Time

TID Total Ionizing Dose

tr Rise Time

tt typical-typical

UI Unit Interval time

VCM Common Mode Voltage

VHDL Hardware Description Language

VHSIC Very High Speed Integrated Circuit

VID Differential Input Voltage

VIH High Level Input Voltage

VIL Low Level Input Voltage

VOD Differential Output Voltage

# **ARQUIMEA**

#### **AQLVD01 DRIVER4X DETAILED SPECIFICATION**

17501 LVDS

ARQ\_17501\_DSP\_002 v03

Page: 8 of 20

## 2. Part type and type variant

#### 2.1.1. Part Type

The Part type is AQLVD01S1

- AQLVD01: Component Reference

- S: Space Quality Level according to ESCC9000

SEL>60MeV

BER<1E-13 BER/day</li>

TID>300krad

Variant 01: FP-16 Ceramic Dual Flat Pack

## 2.1.2. Type variant

| PRODUCT<br>ORDERING<br>N° | QUALITY<br>LEVEL | PACKAGE              | OPERATING TEMPERATURE | VARIANT<br>DETAIL | TERMINAL<br>MATERIAL<br>AND<br>FINISH (*2) | DELIVERY<br>PACK  |
|---------------------------|------------------|----------------------|-----------------------|-------------------|--|-------------------|
| AQLVD01.S1                | ESCC9000         | 16-pin<br>Ceramic FP | -55°C to 125°C        | NA                | D2   | 15-pieces<br>tray |

**Table 2.1: Type Variant** 

(\*) The terminal material and/or finish shall be in accordance with the requirements of ESCC Basic Specification No. 23500

## 2.2. Maximum ratings

The maximum ratings of the technology used for ARQ-LVD01, which shall not be exceeded at any time during use or storage, are as presented in table below:

| Symbol           | Parameter                      | Value           |
|------------------|--------------------------------|-----------------|
| $V_{DD}$         | DC supply voltage              | -0.5 to 4.6V    |
| $V_{I}$          | TTL/CMOS Input Voltage         | -0.5V to 6V     |
| $V_{IN}$         | LVDS Input Voltage             | -5V to 6V       |
| T <sub>STG</sub> | Storage temperature            | -65°C to +150°C |
| $T_J$            | Maximum junction temperature   | +175°C          |
| Tc               | Maximum Case temperature       | +125°C          |
| ESD              | ESD Last Passing Voltage – HBM | 8kV             |
| $P_D$            | Power dissipation              | 200mW           |

**Table 2.2: Absolute Maximum Rating** 

#### Note:

- 1 Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition beyond limits indicated in the operational sections of this specification is not recommended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability and performance.
- 2 The Recommended Operating as well as derated Conditions according to ECSS-Q-30-11A are presented below:



17501 LVDS

ARQ\_17501\_DSP\_002 v03

Page: 9 of 20

| Symbol          | Parameter                           | Operating Value  | Derated Value     |
|-----------------|-------------------------------------|------------------|-------------------|
| $V_{DD}$        | Power supply voltage                | 3.0 to 3.6V      | 3.0 to 3.6V       |
| V <sub>IN</sub> | TTL/CMOS Input Voltage              | 0 to 5V          | 0 to 5V           |
|                 | LVDS Input Voltage, receiver inputs | -4.6V to 5.6V    | -4.6V to 5.6V     |
| V <sub>CM</sub> | LVDS Input Common Mode Voltage      | -4V to 5V        | -4V to 5V         |
| T <sub>C</sub>  | Case temperature range              | -55°C to +125 °C | +100°C (Tj=110°C) |

**Table 2.3: Recommended Operating Conditions** 

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the ESCC Generic Specification.

## 2.3. Handling Precautions

The component could be susceptible to damages by electro-static discharge. Therefore, suitable precautions shall be taken for protection during all phases of manufacture, testing, packaging, shipment and any additional handling. The following guidelines are applicable:

- Always manipulate the devices in an ESD controlled environment.
- Always store the devices in a shielded environment that protects against ESD damage (at least a non-ESD generating tray and a metal bag).
- Always wear a wrist strap when handling the devices and use ESD safe gloves.

These components are categorized as Class 2 per ESCC Basic Specification No. 23800 with Minimum Critical Path Failure Voltage of:

HBM: ≥ 8kV
 CDM: ≥ +/- 500V



17501 LVDS

ARQ\_17501\_DSP\_002 v03

Page: 10 of 20

## 3. Physical dimensions and terminal identification

Consolidated Notes are given following the case drawings and dimensions.

#### 3.1.1. FP-16




Figure 3.1: Package Drawing

## 3.1.2. Notes to Physical Dimensions and Terminal Identification

Notes to Physical Dimensions and Terminal Identification

- 1. An Index mark shall be located adjacent to Pin 1.
- 2. The dimension shall be measured from the seating plane to the base plane.
- 3. The true position pin spacing is 1.27mm between centrelines. Each pin centreline shall be located within ±0.13mm of its true longitudinal position relative to Pin 1 and the highest pin number.
- 4. All exposed metalized areas are gold plated over electroplated nickel per MIL-PRF-38535.
- 5. The lid is electrically connected to VSS.
- 6. Lead finishes are in accordance to MIL-PRF-38535.

17501 LVDS

ARQ\_17501\_DSP\_002 v03

Page: 11 of 20

## 3.2. Functional diagram




Figure 3.2: Block Diagram

## 3.3. Pin Assignment




Figure 3.3: Pinout Diagram



17501 LVDS

ARQ\_17501\_DSP\_002 v03

Page: 12 of 20

| Pin N⁰ | Name  | Туре          | Description                          |
|--------|-------|---------------|--------------------------------------|
| 1      | IN1   | Digital Input | CMOS/TTL input, channel 1            |
| 2      | OUT1+ | LVDS Output   | Non-Inverting LVDS output, channel 1 |
| 3      | OUT1- | LVDS Output   | Inverting LVDS output, channel 1     |
| 4      | END   | Digital Input | Logic enable for the LVDS            |
| 5      | OUT2- | LVDS Output   | Inverting LVDS output, channel 2     |
| 6      | OUT2+ | LVDS Output   | Non-Inverting LVDS output, channel 2 |
| 7      | IN2   | Digital Input | CMOS/TTL input, channel 2            |
| 8      | VSS   | Power         | Ground                               |
| 9      | IN3   | Digital Input | CMOS/TTL input, channel 3            |
| 10     | OUT3+ | LVDS Output   | Non-Inverting LVDS output, channel 3 |
| 11     | OUT3- | LVDS Output   | Inverting LVDS output, channel 3     |
| 12     | ENDn  | Digital Input | Logic active low enable for the LVDS |
| 13     | OUT4- | LVDS Output   | Inverting LVDS output, channel 4     |
| 14     | OUT4+ | LVDS Output   | Non-Inverting LVDS output, channel 4 |
| 15     | IN4   | Digital Input | CMOS/TTL input, channel 4            |
| 16     | VDD   | Power         | 3.3 V Power                          |

**Table 3.1: Pinout Description** 

## 3.4. Storage

The components must be stored in a temperature, humidity and ESD controlled environment as per ECSS-24900. Specific storage conditions are:

- Normal air, relative humidity 55%±10%, temperature 17 to 27°C

Shelf life of 10 years as per relifing procedure ECSS-Q-ST-60-14



17501 LVDS

ARQ\_17501\_DSP\_002 v03

Page: 13 of 20

## 4. Requirements

#### 4.1. General

The complete requirements for procurement of the components specified herein are as stated in this specification and the ESCC Generic Specification. Permitted deviations from the Generic Specification, applicable to this specification only, are listed below.

Permitted deviations from the Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESCC requirement and do not affect the component's reliability, are listed in the appendices attached to this specification.

#### 4.1.1. Deviation from generic specification

High Temperature Reverse Bias Burn-in shall not be performed. Not Applicable

## 4.2. Marking

The marking is based on the requirements of ESCC Basic Specification No. 21700 and are identified as follows:



Figure 4-1: Marking Example

#### Where it has marked:

- ARQUIMEA's symbol
- The Entire Part-type (as per ARQ internal Nomenclature)
- Date Code: Four-digit code number shall be used for the manufacturing date. The first two digits shall be the last two figures of the year of manufacture. The last two digits shall indicate the week of the year which encapsulation or the final production process occurred.
- Serial Number: A serial number consisting of three digits shall be used. run sequentially and shall not duplicated.





17501 LVDS

ARQ\_17501\_DSP\_002 v03

Page: 14 of 20

## 4.3. Electrical Measurements at room, high and low temperatures

Electrical measurements shall be performed at room, high and low temperatures. Consolidated notes are given after the tables.

#### 4.3.1. Room Temperature Electrical Measurements

The measurements shall be performed at Tamb = +22 ±3 °C.

Unless otherwise stated, these specifications apply for VDD = 3.3V±0.3V and VSS=GND

| Symbol                 | Parameter  | Condition (Note 1)   | Min   | Max   | Unit |  |  |  |
|------------------------|--|--|-------|-------|------|--|--|--|
| FUNCTIO                | FUNCTIONAL TEST  |  |       |       |      |  |  |  |
| FT                     | Functional Test  | See Note 6   |       |       |      |  |  |  |
| TTL/CMC                | OS DC SPECIFICATIONS   |  |       |       |      |  |  |  |
| V <sub>IH</sub>        | High-level input voltage   |  | 2.0   | 5V    | V    |  |  |  |
| $V_{IL}$               | Low-level input voltage  |  | -0.3  | 0.8   | V    |  |  |  |
| I <sub>IH</sub>        | High-level input current   | $V_{DD} = 3.6 V V_{IN} = 3.6 V$  | -10   | +10   | μA   |  |  |  |
| I <sub>IL</sub>        | Low-level input current  | $V_{DD} = 3.6 V V_{IN} = 0 V$  | -10   | +10   | μA   |  |  |  |
| Ics                    | Cold Spare Leakage current   | $V_{DD} = V_{SS}, V_{IN} = 3.6V$   | -4    | +4    | μA   |  |  |  |
| LVDS O                 | JTPUT DC SPECIFICATIONS (OUT-                                      | +, OUT-)   |       |       |      |  |  |  |
| $V_{\text{OD}}$        | Differential Output Voltage  | $R_L = 100\Omega$  | 247   | 454   | mV   |  |  |  |
| $\Delta V_{\text{OD}}$ | Change in V <sub>OD</sub> between complementary output states      | $R_L = 100\Omega$  |       | 20    | mV   |  |  |  |
| Vos                    | Offset Voltage   | $R_L = 100\Omega V_{OS} = \frac{V_{OH} + V_{OL}}{2}$                               | 1.125 | 1.375 | V    |  |  |  |
| ΔV <sub>OS</sub>       | Change in V <sub>os</sub> between complementary output states      | R <sub>L</sub> = 100Ω  |       | 50    | mV   |  |  |  |
| $\Delta V_{OSB}$       | Imbalance of Differential Offset Voltage during Voltage transition | $R_L = 100\Omega$ , $C_L = 10pF$   |       | 150   | mV   |  |  |  |
| l <sub>oz</sub>        | Output Tri-State Current   | Tri-State output (channel disabled), $V_{OUT} = V_{DD}$ or $V_{SS}$                | -5    | +5    | μA   |  |  |  |
| I <sub>CSOUT</sub>     | Cold Sparing Leakage Current                                       | $V_{DD} = V_{SS}, V_{OUT} = 3.6V$  | -5    | +5    | μA   |  |  |  |
| los                    | Output Short Circuit Current                                       | V <sub>OUT+</sub> =V <sub>OUT-</sub> =0V   |       | 24    | mA   |  |  |  |
| SUPPLY                 | CURRENT  |  |       |       |      |  |  |  |
| I <sub>CLLS</sub>      | Total Static Supply Current  | $R_L = 100 \Omega$ , $ENn = V_{SS}$ , $EN = V_{DD}$ , $V_{DD} = 3.6 V$ , $Fq = DC$ |       | 26    | mA   |  |  |  |
| I <sub>CCZ</sub>       | Tri-State Supply Current   | $R_L = 100 \Omega$ , ENn = $V_{DD}$ , EN = $V_{SS}$ , $V_{DD} = 3.6 V$             |       | 10    | mA   |  |  |  |

| Symbol           | Parameter                                    | Condition (Note 1)               | Min | Max | Unit |
|------------------|--|----------------------------------|-----|-----|------|
| FUNCTIO          | DNAL TEST                                    |                                  |     |     |      |
| FT               | Functional Test                              | See Note 6                       |     |     |      |
| t <sub>PHZ</sub> | Disable Time (Active to Tri-State) High to Z | $R_L = 100\Omega$ , $C_L = 10pf$ |     | 8   | ns   |
| t <sub>PLZ</sub> | Disable Time (Active to Tri-State) Low to Z  | $R_L = 100\Omega, C_L = 10pf$    |     | 8   | ns   |
| t <sub>PZH</sub> | Enable Time (Tri-State to Active) Z to High  | $R_L = 100\Omega, C_L = 10pf$    |     | 180 | ns   |

# **ARQUIMEA**

#### **AQLVD01 DRIVER4X DETAILED SPECIFICATION**

17501 LVDS

ARQ\_17501\_DSP\_002 v03

Page: 15 of 20

| Symbol            | Parameter  | Condition (Note 1)  | Min | Max | Unit |
|-------------------|--|---|-----|-----|------|
| t <sub>PZL</sub>  | Enable Time (Tri-State to Active) Z to Low           | $R_L = 100\Omega, C_L = 10pf$   |     | 180 | ns   |
| t <sub>LHT</sub>  | Input/Output Low-to-High Transition Time, 20% to 80% | $R_L = 100\Omega, C_L = 10pF$   |     | 600 | ps   |
| t <sub>HLT</sub>  | Input/Output High-to-Low Transition Time, 80% to 20% | $R_L = 100\Omega, C_L = 10pF$   |     | 600 | ps   |
| t <sub>PLHD</sub> | Propagation Low to High Delay                        | $R_L = 100\Omega, C_L = 10pf$   |     | 2   | ns   |
| $T_{PHLD}$        | Propagation High to Low Delay                        | $R_L = 100\Omega, C_L = 10pf$   |     | 2   | ns   |
| T <sub>SKEW</sub> | Differential Skew                                    | T <sub>PHLD</sub> - T <sub>PLHD</sub>                                       |     | 150 | ps   |
| T <sub>CCS</sub>  | Output Channel-to-Channel Skew                       | $R_L = 100\Omega, C_L = 10pf$   |     | 500 | ps   |
| T <sub>DDS</sub>  | Output Device-to-Device Skew                         | $R_L = 100 \ \Omega, \ C_L = 10pf$  |     | 750 | ps   |
| t <sub>PJ</sub>   | Periodic Jitter                                      | 50% duty cycle at 250MHz,<br>trise≤ 1ns (20% - 80%)                         |     | 15  | ps   |
| t <sub>CCJ</sub>  | Cycle to Cycle Jitter                                | 50% duty cycle at 250MHz,<br>trise≤ 1ns (20% - 80%)                         |     | 40  | ps   |
| t <sub>PPJ</sub>  | Peak to Peak Jitter                                  | $V_{IN} = 2^{(7)}$ -1 PRBS pattern at 500Mbps, trise $\leq$ 1ns (20% - 80%) |     | 250 | ps   |
| t <sub>DJ</sub>   | Deterministic Jitter                                 | $V_{IN} = 2^{(7)}$ -1 PRBS pattern at 500Mbps, trise $\leq$ 1ns (20% - 80%) |     | 200 | ps   |

Table 4.1: Room Electrical Measurements

## 4.3.2. High and Low Temperatures Electrical Measurements

The measurements shall be performed at Tamb=+125 (+0 -5)°C & Tamb=-55 (+5 -0)°C

| Symbol Param   | eter | Condition (Note 1) | Min | Max | Unit |
|--|------|--------------------|-----|-----|------|
| The measured parameters, conditions and limits are identical to the one presented in Table 4.1 |      |                    |     |     |      |

Table 4.2: High and Low Temperature Electrical Measurements

#### 4.3.3. Notes to Electrical Measurement Tables

- 1. Unless otherwise specified all inputs and outputs shall be tested for each characteristic. Maximum Operation frequency is recommended.
  - a. Digital Inputs not under test shall be connected to VSS or VDD
  - b. Digital outputs not under test shall be open.
  - c. Differential LVDS inputs not under test could be shorted or open with VCMI=1,2V
  - d. Differential LVDS outputs not under test shall be loaded with 100 Ohm resistor
- 2. Guaranteed but not tested.
- 3. Measurements shall be performed as a go-no-go test on a 100% basis.
- 4. Read and record measurements shall be performed on a sample of 5 components
- 5. Only one output should be shorted at a time
- 6. Verify the functionality of the devices including Enable



17501 LVDS

ARQ\_17501\_DSP\_002 v03

Page: 16 of 20

## 4.4. Parameters drift values

Unless otherwise specified, the measurements shall be performed at Tamb = +22 ±3°C.

The test methods and test conditions shall be as per the corresponding test defined in Room Temperature Electrical Measurements.

The drift values ( $\Delta$ ) shall not be exceeded for each characteristic specified. The corresponding absolute limit values for each characteristic shall not be exceeded.

| Symbol                 | Parameter  | Drift Value (Δ) LIMIT | Unit |  |  |
|------------------------|--|-----------------------|------|--|--|
|                        | TTL/CMOS DC SPECIFICATIONS (EN)                                    |                       |      |  |  |
| $V_{IH}$               | High-level input voltage   | ±0,02                 | V    |  |  |
| $V_{IL}$               | Low-level input voltage  | ±0,02                 | V    |  |  |
| I <sub>IH</sub>        | High-level input current   | ±2                    | μA   |  |  |
| I <sub>IL</sub>        | Low-level input current  | ±2                    | μA   |  |  |
| Ics                    | Cold Spare Leakage current   | ±1                    | μA   |  |  |
|                        | LVDS OUTPUT DC SPECIFICA   | ATIONS (OUT+, OUT-)   |      |  |  |
| $V_{OD}$               | Differential Output Voltage  | ±20                   | mV   |  |  |
| $\Delta V_{\text{OD}}$ | Change in V <sub>OD</sub> between complementary output states      | ±1                    | mV   |  |  |
| Vos                    | Offset Voltage   | ±0,05                 | V    |  |  |
| ΔV <sub>OS</sub>       | Change in V <sub>os</sub> between complementary output states      | ±10                   | mV   |  |  |
| $\Delta V_{OSB}$       | Imbalance of Differential Offset Voltage during Voltage transition | ±30                   | mV   |  |  |
| l <sub>oz</sub>        | Output Tri-State Current   | ±0,5                  | μA   |  |  |
| I <sub>CSOUT</sub>     | Cold Sparing Leakage Current                                       | ±0,5                  | μA   |  |  |
| Ios                    | Output Short Circuit Current                                       | ±0,5                  | mA   |  |  |

| Symbol            | Parameter                    | Drift Value (Δ) LIMIT | Min |
|-------------------|------------------------------|-----------------------|-----|
|                   | SUPPLY CUR                   | RENT                  |     |
| I <sub>CLLS</sub> | Total Static Supply Current  | ±10                   | mA  |
| I <sub>CCZ</sub>  | Tri-State Supply Current     | ±2                    | mA  |
| PSRR              | Power Supply Rejection Ratio | -10                   | dB  |

| Symbol           | Parameter   | Drift Value (Δ) LIMIT | Min |
|------------------|---|-----------------------|-----|
| t <sub>PHZ</sub> | Disable Time (Active to Tri-State) High to Z            | ±1                    | ns  |
| t <sub>PLZ</sub> | Disable Time (Active to Tri-State)  Low to Z            | ±1                    | ns  |
| t <sub>PZH</sub> | Enable Time (Tri-State to Active) Z to High             | ±25                   | ns  |
| t <sub>PZL</sub> | Enable Time (Tri-State to Active) Z to Low              | ±24                   | ns  |
| t <sub>LHT</sub> | Input/Output Low-to-High<br>Transition Time, 20% to 80% | ±200                  | ps  |

# **EARQUIMEA**

#### **AQLVD01 DRIVER4X DETAILED SPECIFICATION**

17501 LVDS

ARQ\_17501\_DSP\_002 v03

Page: 17 of 20

| Symbol            | Parameter   | Drift Value (Δ) LIMIT | Min |
|-------------------|---|-----------------------|-----|
| t <sub>HLT</sub>  | Input/Output High-to-Low<br>Transition Time, 80% to 20% | ±200                  | ps  |
| t <sub>PLHD</sub> | Propagation Low to High Delay                           | ±2                    | ns  |
| $T_{PHLD}$        | Propagation High to Low Delay                           | ±2                    | ns  |
| T <sub>SKEW</sub> | Differential Skew T <sub>PHLD</sub> - T <sub>PLHD</sub> | ±50                   | ps  |
| T <sub>CCS</sub>  | Output Channel-to-Channel Skew                          | ±100                  | ps  |
| $T_{DDS}$         | Output Device-to-Device Skew                            | ±150                  | ps  |
| t <sub>PJ</sub>   | Periodic Jitter   | ±10                   | ps  |
| tccJ              | Cycle to Cycle Jitter                                   | ±10                   | ps  |
| t <sub>PPJ</sub>  | Peak to Peak Jitter                                     | ±50                   | ps  |
| t <sub>DJ</sub>   | Deterministic Jitter                                    | ±50                   | ps  |

Table 4.3: Parameters drift Values

## 4.5. Intermediate and end-point electrical measurements

Unless otherwise specified, the measurements shall be performed at Tamb = +22 ±3°C. The test methods and test conditions shall be as per the corresponding test defined in Room Temperature Electrical Measurements.

The drift values ( $\Delta$ ) shall not be exceeded for each characteristic where specified. The corresponding absolute limit values for each characteristic shall not be exceeded.

| Symbol Parameter  | Condition | Min | Max | Unit |
|---|-----------|-----|-----|------|
| The measured parameters, drifts and absolute limits are identical to the one presented in Table 4.3 |           |     |     |      |

Table 4.4: Intermediate and End-point Electrical Measurements

#### NOTES:

- 1. Unless otherwise specified all inputs and outputs shall be tested for each characteristic.
- 2. The drift values ( $\Delta$ ) are applicable to the Operating Life test only.

## 4.6. High Temperature reverse bias bun-in

The High Temperature reverse bias burn-In is not applicable for this device.

## 4.7. Power burn-in conditions

| Characteristic                | Symbol   | Test Conditions     | Unit |
|-------------------------------|----------|---------------------|------|
| Ambient Temperature           | Tamb     | +125 (+0 -5)        | °C   |
| Positive Supply Voltage       | $V_{DD}$ | 3,6                 | V    |
| Negative Supply Voltage       | $V_{SS}$ | 0                   | V    |
| Digital Inputs Voltage        | $V_{IN}$ | Vss/V <sub>DD</sub> | V    |
| LVDS Input Signal Frequency   | Fcy      | 250                 | MHz  |
| LVDS Differential Output Load | Rout     | 100                 | Ohm  |

Table 4.5: Power Burn-In Conditions



17501 LVDS

ARQ\_17501\_DSP\_002 v03

Page: 18 of 20




Figure 4.2: Power Burn-In Diagram

#### NOTES:

1. All Channels are connected to a single square signal generator

## 4.8. Operating Life Conditions

The conditions shall be as specified for Power Burn-in.

## 4.9. Total Dose Radiation Testing

## 4.9.1. Bias Conditions and Total Dose Level for Total Dose Radiation Testing

Continuous bias shall be applied during irradiation testing as specified below.

The total dose level applied shall be as specified in the component type variant information herein or in the Purchase Order.

| Characteristic                | Symbol          | Test Conditions     | Unit |
|-------------------------------|-----------------|---------------------|------|
| Ambient Temperature           | Tamb            | +22 (±3)            | °C   |
| Positive Supply Voltage       | $V_{DD}$        | 3,3                 | V    |
| Negative Supply Voltage       | V <sub>SS</sub> | 0                   | V    |
| Digital Inputs Voltage        | V <sub>IN</sub> | Vss/V <sub>DD</sub> | V    |
| LVDS Input Signal Frequency   | Fcy             | DC 0                | MHz  |
| LVDS Differential Output Load | Rout            | 100                 | Ohm  |

Table 4.6: Total Dose Radiation Conditions



17501 LVDS

ARQ\_17501\_DSP\_002 v03

Page: 19 of 20




Figure 4.3: TID Diagram

#### NOTES:

- 1. All Channels are connected to a single source
- 2. Unbiased devices should have all pins connected to ground

#### 4.9.2. Electrical Measurements for Total Dose Radiation Testing

Prior to irradiation testing the devices shall have successfully met Room Temperature Electrical Measurements specified herein.

Unless otherwise stated the measurements shall be performed at Tamb =  $+22 \pm 3$ °C.

The test methods and test conditions shall be as per the corresponding test defined in Room Temperature Electrical Measurements.

The parameters to be measured during and on completion of irradiation testing are shown below.

Unless otherwise specified all inputs and outputs shall be tested for each characteristic.

Symbol Parameter Condition Min Max Unit
The measured parameters, drifts and absolute limits are identical to the one presented in Table 4.3

Table 4.7: Electrical Measurements for Total Dose Radiation Testing



17501 LVDS

ARQ\_17501\_DSP\_002 v03

Page: 20 of 20

# **5. Appendix: Agreed Deviations**

| Items affected  | Description of deviations |
|---|---------------------------|
| Deviations from Production test – Chart F2                        | None                      |
| Deviations from Screening Tests – Chart F3                        | None                      |
| Deviations from Qualification and Periodic Tests – Chart F4       | None                      |
| Deviations from High and Low Temperatures Electrical Measurements | None                      |
| Deviations from Room Temperature Electrical Measurements          | None                      |